### DISCRETE SEMICONDUCTORS

# DATA SHEET

**PEMD48**; **PUMD48** NPN/PNP resistor-equipped transistors; R1 = 47 kΩ, R2 = 47 kΩ and R1 = 2.2 kΩ, R2 = 47 kΩ

Product specification Supersedes data of 2004 Jun 02 2004 Jun 24





## NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48

#### **FEATURES**

- Built-in bias resistors
- · Simplified circuit design
- Reduction of component count
- · Reduced pick and place costs.

#### **APPLICATIONS**

- · Low current peripheral driver
- Replacement of general purpose transistors in digital applications
- · Control of IC inputs.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	TYP.	MAX.	UNIT		
V <sub>CEO</sub>	collector-emitter	_	50	V		
	voltage					
I <sub>CM</sub>	peak collector current	_	100	mA		
Transistor TR1 (NPN)						
R1	bias resistor 47 -		_	kΩ		
R2	bias resistor	47	_	kΩ		
Transistor	Transistor TR2 (PNP)					
R1	bias resistor	2.2	_	kΩ		
R2	bias resistor	47	_	kΩ		

#### **DESCRIPTION**

NPN/PNP resistor-equipped transistors (see "Simplified outline, symbol and pinning" for package details).

#### **PRODUCT OVERVIEW**

TYPE NUMBER	PACE	(AGE	MARKING CODE	PNP/PNP	NPN/NPN
TIPL NOWBER	PHILIPS	EIAJ	WARRING CODE	COMPLEMENT	COMPLEMENT
PEMD48	SOT666	_	48	_	_
PUMD48	SOT363	SC-88	4*8 <sup>(1)</sup>	_	_

#### Note

- 1. \* = p: Made in Hong Kong.
  - \* = t: Made in Malaysia.
  - \* = W: Made in China.

NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$  and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$ 

PEMD48; PUMD48

### SIMPLIFIED OUTLINE, SYMBOL AND PINNING

TYPE NUMBER	SIMPLIFIED OUTLINE AND SYMBOL		PINNING
I TPE NUMBER	SIMPLIFIED OUTLINE AND STIMBOL	PIN	DESCRIPTION
PEMD48	Top view  6 5 4 R1 R2 R1	1 2 3 4 5 6	emitter TR1 base TR1 collector TR2 emitter TR2 base TR2 collector TR1
PUMD48	6 5 4 R1 R2 TR2  TR1  TOP view  MAM343  1 2 3	1 2 3 4 5 6	emitter TR1 base TR1 collector TR2 emitter TR2 base TR2 collector TR1

### **ORDERING INFORMATION**

TYPE NUMBER		PACKAGE	
NAME		DESCRIPTION	VERSION
PEMD48	_	plastic surface mounted package; 6 leads	SOT666
PUMD48	_	plastic surface mounted package; 6 leads	SOT363

# NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT		
Per transis	Per transistor; for the PNP transistor with negative polarity						
V <sub>CBO</sub>	collector-base voltage	open emitter	_	50	V		
V <sub>CEO</sub>	collector-emitter voltage	open base	_	50	V		
V <sub>EBO</sub>	emitter-base voltage	open collector	_	10	V		
VI	input voltage TR1						
	positive		_	+40	V		
	negative		_	-10	V		
	input voltage TR2						
	positive		_	+5	V		
	negative		_	-12	V		
Io	output current (DC)		_	100	mA		
I <sub>CM</sub>	peak collector current		_	100	mA		
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C					
	SOT363	note 1	-	200	mW		
	SOT666	notes 1 and 2	_	200	mW		
T <sub>stg</sub>	storage temperature		-65	+150	°C		
Tj	junction temperature		_	150	°C		
T <sub>amb</sub>	operating ambient temperature		-65	+150	°C		
Per device	•		·	•			
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C					
	SOT363	note 1	_	300	mW		
	SOT666	notes 1 and 2	-	300	mW		

#### **Notes**

- 1. Transistor mounted on an FR4 printed-circuit board, single-sided copper, standard footprint.
- 2. The only recommended soldering method is reflow soldering.

# NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
Per transi	stor			
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	T <sub>amb</sub> ≤ 25 °C		
	SOT363	note 1	625	K/W
	SOT666	notes 1 and 2	625	K/W
Per device	•			
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	T <sub>amb</sub> ≤ 25 °C		
	SOT363	note 1	416	K/W
	SOT666	notes 1 and 2	416	K/W

#### **Notes**

- 1. Transistor mounted on an FR4 printed-circuit board, single-sided copper, standard footprint.
- 2. The only recommended soldering method is reflow soldering.

# NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48


#### **CHARACTERISTICS**

 $T_{amb}$  = 25  $^{\circ}C$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per transis	stor; for the PNP transistor with ne	egative polarity				
I <sub>CBO</sub>	collector-base cut-off current	V <sub>CB</sub> = 50 V; I <sub>E</sub> = 0 A	-	-	100	nA
I <sub>CEO</sub>	collector-emitter cut-off current	V <sub>CE</sub> = 30 V; I <sub>B</sub> = 0 A	_	_	1	μΑ
		$V_{CE} = 30 \text{ V}; I_B = 0 \text{ A}; T_j = 150 ^{\circ}\text{C}$	_	-	50	μΑ
Transistor	TR1 (NPN)		•	•		
I <sub>EBO</sub>	emitter-base cut-off current	V <sub>EB</sub> = 5 V; I <sub>C</sub> = 0 A	_	_	90	μΑ
h <sub>FE</sub>	DC current gain	V <sub>CE</sub> = 5 V; I <sub>C</sub> = 5 mA	80	_	_	
V <sub>CEsat</sub>	collector-emitter saturation voltage	I <sub>C</sub> = 10 mA; I <sub>B</sub> = 0.5 mA	_	_	150	mV
V <sub>i(off)</sub>	input-off voltage	$I_C = 100 \mu A; V_{CE} = 5 V$	_	1.2	0.8	V
V <sub>i(on)</sub>	input-on voltage	$I_C = 2 \text{ mA}; V_{CE} = 0.3 \text{ V}$	3	1.6	_	V
R1	input resistor		33	47	61	kΩ
R2 R1	resistor ratio		0.8	1	1.2	
C <sub>c</sub>	collector capacitance	$I_E = i_e = 0 \text{ A}; V_{CB} = 10 \text{ V}; f = 1 \text{ MHz}$	_	_	2.5	pF
Transistor	TR2 (PNP)					
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$	_	_	-180	μА
h <sub>FE</sub>	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -10 \text{ mA}$	100	_	_	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = -5 \text{ mA}; I_B = -0.25 \text{ mA}$	_	_	-100	mV
V <sub>i(off)</sub>	input-off voltage	$I_C = -100 \mu A; V_{CE} = -5 V$	_	-0.6	-0.5	V
V <sub>i(on)</sub>	input-on voltage	$I_C = -5 \text{ mA}; V_{CE} = -0.3 \text{ V}$	-1.1	-0.75	_	V
R1	input resistor		1.54	2.2	2.86	kΩ
R2 R1	resistor ratio		17	21	26	
C <sub>c</sub>	collector capacitance	$I_E = i_e = 0 \text{ A}; V_{CB} = -10 \text{ V};$ f = 1 MHz	_	_	3	pF


### NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48



- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -40 \, ^{\circ}C$ .


Fig.1 DC current gain as a function of collector current; typical values.



**TR1 (NPN);**  $I_C/I_B = 20$ .

- (1)  $T_{amb} = 100 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -40 \, ^{\circ}C$ .


Fig.2 Collector-emitter saturation voltage as a function of collector current; typical values.



TR1 (NPN);  $V_{CE} = 5 V$ .

- (1)  $T_{amb} = -40 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 100 \, ^{\circ}C$ .

Fig.3 Input-off voltage as a function of collector current; typical values.



**TR1 (NPN);**  $V_{CE} = 0.3 \text{ V}.$ 


- (1)  $T_{amb} = -40 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 100 \, ^{\circ}C$ .

Fig.4 Input-on voltage as a function of collector current; typical values.

2004 Jun 24 7


# NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$ and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$

PEMD48; PUMD48



- (1)  $T_{amb} = 150 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -40 \, ^{\circ}C$ .


Fig.5 DC current gain as a function of collector current; typical values.



**TR2 (PNP);**  $I_C/I_B = 20$ .

- (1)  $T_{amb} = 100 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = -40 \, ^{\circ}C$ .


Fig.6 Collector-emitter saturation voltage as a function of collector current; typical values.



**TR2 (PNP);**  $V_{CE} = -5 \text{ V}.$ 

- (1)  $T_{amb} = -40 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 100 \, ^{\circ}C$ .

Fig.7 Input-off voltage as a function of collector current; typical values.



**TR2 (PNP);**  $V_{CE} = -0.3 \text{ V}.$ 

- (1)  $T_{amb} = -40 \, ^{\circ}C$ .
- (2)  $T_{amb} = 25 \, ^{\circ}C$ .
- (3)  $T_{amb} = 100 \, ^{\circ}C$ .

Fig.8 Input-on voltage as a function of collector current; typical values.


NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$  and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$ 

PEMD48; PUMD48

#### **PACKAGE OUTLINES**

### Plastic surface mounted package; 6 leads

SOT666




OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT666						<del>-01-01-04-</del> 01-08-27

NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$  and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$ 

PEMD48; PUMD48

#### Plastic surface mounted package; 6 leads

**SOT363** 



OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT363			SC-88			97-02-28	

NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$  and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$ 

PEMD48; PUMD48

#### **DATA SHEET STATUS**

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification.  Supplementary data will be published at a later date. Philips  Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### **Notes**

- Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

SCA76

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R75/04/pp12

Date of release: 2004 Jun 24

Document order number: 9397 750 13467

Let's make things better.





